Abstract-In a converter based on 10 kV SiC MOSFETs, major sources of parasitic capacitance are the anti-parallel junction barrier schottky (JBS) diode, heat sink, and load inductor. A half bridge phase leg test setup is built to investigate these parasitic capacitors' impact on the switching performance at 6.25 kV. Generally these parasitic capacitors slows down both turn-on and turn-off transient and can cause significant increase in switching energy loss. The impact of the parasitic capacitor in the load inductor is analyzed, which has either very short wire or long wire in series. Switching performance of the phase leg with two different thermal designs are compared to investigate the impact of the parasitic capacitor due to the heat sink. The large parasitic capacitor due to the large drain plate of discrete 10 kV SiC MOSFET for heat dissipation can result in 44.5% increase in switching energy loss at low load current.
INTRODUCTION
In recent years, 10 kV silicon carbide (SiC) MOSFETs including both discrete devices and modules, have been developing rapidly [1] - [6] . Comprehensive investigation results in 10 kV SiC MOSFETs have demonstrated their superior performance compared to 6.5 kV Si IGBTs prevalent in the medium voltage (MV) converters nowadays, including lower on-state loss, lower switching loss with higher voltage rating, and hence higher switching frequency capability [6] - [10] . Hence, 10 kV SiC MOSFETs are promising to achieve smaller size and weight, higher control bandwidth, and other benefits in MV converters for various applications [11] .
However, fast switching of SiC MOSFETs makes their switching transients more sensitive to parasitics in the converter [12] - [15] . The parasitics in the power stage of converters in practical applications could be significant due to numerous design considerations and a variety of applications. The switching transients and losses of low voltage (1.2 kV, 1.7 kV) SiC devices obtained with double pulse test (DPT) are significantly different from experimental results in some real converters [12] [15] . Such deviation is caused by less design considerations and minimized parasitics in the DPT circuit [12] [14]. Considering the limitations of conventional DPT, the impact of parasitics in the converter on low voltage SiC devices have been investigated [12] , [14] - [17] . The effect of parasitics in PWM inverter-fed induction motors drives on the switching transients of 1200 V SiC MOSFETs have been systematically discussed in [12] . Nevertheless, limited research focuses on the influence of parasitics on the fast switching transients of 10 kV SiC MOSFETs, which is essential for the design of MV converters based on 10 kV SiC MOSFETs.
Particularly, the parasitic capacitors in the power stage of 10 kV SiC MOSFET-based converters and their influence on the switching transients are the focus of this paper. A half bridge phase leg based on the 10 kV/ 350 mΩ discrete SiC MOSFETs from Wolfspeed/ Cree has been built to perform DPT up to 7 kV. The discrete 10 kV/ 20 A SiC MOSFET discussed in this paper has a non-isolated package with large drain plate for heat dissipation [8] , and the body diode is used for synchronous rectification. The half bridge phase leg is also designed for continuous operation as a converter. The parasitic capacitors in the power stage are mainly caused by the heat sink design, the anti-parallel SiC JBS diode, and the load inductor, as summarized in Fig. 1 . The parasitic capacitor introduced by the external anti-parallel SiC JBS diode has been fully investigated in [18] . Hence, this paper addresses the influence of parasitic capacitors caused by the load inductor and the heat sink design (shown in Fig. 1 (b) and (c)) on the switching transient and losses of the 10 kV SiC MOSFET.
When investigating the effective parallel capacitor (EPC) of the load inductor, the parasitic inductance of the cable or wire connecting load inductor with the phase leg (L s in Fig. 1(b) ) should be considered. As drawn in Fig. 1(c) , the heat sink design could introduce parasitic capacitors between the large drain plate of devices and the heat sink. The effect of parasitic capacitors due to the heat sink design on the phase leg is determined by the thermal design and the grounding scheme of the heat sink. The half bridge phase leg with two thermal designs introducing different parasitic capacitors are compared to discuss the effect of parasitic capacitors caused by the heat sink. This paper is arranged as follows. Section II introduces the details of the built half bridge phase leg test setup for DPT.
Section III and IV cover the impact of the parasitic capacitors introduced by the load inductor and the heat sink on the switching performance of the 10 kV SiC MOSFETs, respectively, followed by the conclusion of this paper. 
II. TEST SETUP
A half bridge phase leg based on the 10 kV SiC MOSFET has been built to evaluate the impact of parasitic capacitors in the power stage on the switching performance of the 10 kV SiC MOSFET. With the heat sink, busbar, and dc-link capacitors designed for converter, the built half bridge phase leg can not only be used for DPT but also set up for continuous operation. This also makes the switching performance evaluation results with DPT more convincing for converter loss estimation. Measurement setup is carefully selected to accurately capture the fast switching transient of voltage and current.
A. Half Bridge Phase Leg Based on 10 kV SiC MOSFET
The constructed half bridge phase leg consists of two 10 kV SiC MOSFETs from Wolfspeed/ Cree, the heat sink, the designed gate drive board, the dc-link capacitor together with busbar, as shown in Fig. 2 . Each device has its own heat sink at the bottom with electrically conducting thermal grease between the devices' drain plate and the heat sink. Hence, each heat sink has almost the same potential as the drain plate of the corresponding 10 kV SiC MOSFET. On the top of the two SiC MOSFETs is the designed gate drive board for the two devices with desat protection. The selected gate resistance for turn-on and turn-off is 15 Ω and 3 Ω, respectively. Details of the gate drive design is out of the scope of this paper. DC-link capacitor and PCB busbar are connected to the gate drive board and devices through screws and high voltage wires in order to finish a complete power loop. The gate drive board has part of the power loop, and part of the power loop is realized with high voltage wires. Devices, heatsinks, and high voltage wires are not visible in Fig. 2 since they are covered by the gate drive board. The dc-link capacitor is composed of four 35 μF capacitors in series to increase the voltage rating. External capacitors can be added in the half bridge phase leg to investigate the impact of parasitic capacitors in the power stage. In addition, DPT using this phase leg setup is conducted at room temperature.
The circuit diagram of DPT using the designed half bridge phase leg is shown in Fig. 3 . A large input capacitor is added in parallel with the dc-link capacitor to serve as energy storage capacitor during DPT. Before DPT, the dc-link voltage is charged to the desired voltage level. Then, the power supply is shut down, so DPT is completed by using the energy stored in the dc-link capacitor and input capacitor. The grounding scheme of the DPT setup is also carefully designed. The two auxiliary power supplies for the upper and lower gate drive and the oscilloscope are grounded at the grounding point of the half bridge phase leg. A 100 kΩ resistor is inserted between the grounding point of the phase leg and the grounding point of the high voltage power supply, which makes the DPT setup a single point grounded system during DPT. 
B. Measurement Setup
The compact half bridge phase leg design poses a challenge to the accurate measurement of the fast switching transient of the drain current and the drain-source voltage of the device under test (DUT), which is the lower device in the half bridge phase leg. The voltage measurement is conducted with a 75 MHz high voltage passive probe from Tektronix through Kelvin connection. Rogowski coil and current probe are the two current measurement methods commonly used in DPT of high voltage SiC MOSFETs. Rogowski coil is preferable in the current measurement of the compact phase leg due to its flexibility, but it only has a bandwidth of 30 MHz. What is worse, the measurement results of Rogowski coil are easily interfered by fast switching transients with high dv/dt. Experimental results show that Rogowski coil (CWT ultra mini) has significant noise in measurement results during high dv/dt although it is just placed near the current measurement point without any current passing through the coil. Therefore, current probe is selected for current measurement due to its higher bandwidth and better noise immunity during high dv/dt. However, an additional wire is inserted in the power loop of the phase leg to accommodate the current probe, resulting in an increase of 72 nH in the power loop inductance. The inserted wire can be eliminated if very accurate current measurement is not necessary. Table 1 summarizes the adopted measurement setup in this paper. In addition, common mode chokes have been used to minimize the impact of common mode current on the voltage and current measurement. 
III. IMPACT OF PARASITIC CAPACITOR IN LOAD INDUCTOR
The load inductor in practical applications usually has nonnegligible EPC, hence introducing considerable parasitic capacitance in the converter. The parasitic capacitor caused by the load inductor has been demonstrated to impact the switching transient of fast switching 1200 V SiC MOSFETs and increase the switching losses [16] . To study the impact of the parasitic capacitor in the load inductor on the switching performance of the 10 kV SiC MOSFET, the 85 mH high voltage inductor manufactured by Control Transformer is used as the load inductor in the DPT, which passes the hipot test at 31 kV. Testing results with Keysight E4990A impedance analyzer shows that it has a parasitic EPC of 35. 1 pF. High voltage wire or cable is needed to connect the load inductor with the switching devices, which introduces parasitics in series with the inductor. The parasitics in the cable or wire also influences the switching performance of MOSFETs. In this paper, high voltage wire (15 kV) is used for the connection between the phase leg and the load inductor. Two cases are considered to investigate the impact of EPC in the load inductor: (a) the inductor with very short wire in series; (b) the inductor with long wire in series. In other words, Ls in Fig. 1(b) is negligible in Case (a), while Ls in Fig. 1(b) as part of the load is considerable in Case (b). The influence of the parasitic EPC in the high voltage load inductor on the switching transient and losses of the 10 kV SiC MOSFET is presented and analyzed in both Case (a) and Case (b).
A. Parasitic EPC in Inductor with Very Short Wire in Series
The parasitic EPC investigated in this case (Case (a)) lies in the high voltage load inductor with very short wire connecting the inductor with MOSFETs. However, it is difficult to place the load inductor very close to the half bridge phase leg. In fact, EPC of the load inductor in this case is also in parallel with the upper device in the phase leg. EPC of the load inductor can be changed by adding the external capacitor across the drain and source of the upper device. As can be seen in Fig. 5 , the external capacitor is added in parallel with the upper device. The parasitic inductance of the high voltage wire (6.46 μH) with little impact on the total inductance of the load, can be lumped into the load inductor (85 mH) in the analysis.
DPT results at 6.25 kV reveal that the larger parasitic EPC in the load inductor slows down both turn-on and turn-off transient of the 10 kV SiC MOSFET and results in higher total switching losses. Three external capacitors (27 pF, 106 pF, 206 pF) have been added to change the parasitic EPC of the load inductor in DPT. At 6.25 kV dc-link voltage, the turn-on energy loss increases as the parasitic EPC of the load inductor increases, while the turn-off energy loss decreases, as shown in the DPT results as load current varies from 4 A to 20 A in Fig.  6 . The total switching energy loss increases as the parasitic EPC in the load inductor becomes larger because turn-on energy loss is the major part in total switching energy loss. An increase of 106 pF in the EPC of the load results in 20.9 % increase in total switching energy loss at 4 A and 9.8 % increase at 20 A. As load current increases from 4 A to 20 A, the increase in total switching energy loss due to the increase of EPC will gradually drop. The significant increase in turn-on energy loss is mainly attributed to the increased current overshoot and lower turn-on dv/dt in the turn-on transient, as indicated in Fig. 7 . With increased parasitic EPC in the load inductor, a larger effective capacitance needs to be charged from 0 V to 6.25 kV during the turn-on transient. The current overshoot during the turn-on of the 10 kV SiC MOSFET is higher, since the current overshoot is mainly contributed by the charging current of capacitors in parallel with the upper device [9] [18] . The voltage fall time of DUT is also longer with the lower turn-on dv/dt, which also leads to the increased turn-on energy loss. Meanwhile, the turn-off energy loss decreases as the parasitic EPC of the load inductor becomes larger. As shown in Fig. 7 , the turn-off transient becomes slower with lower turnoff dv/dt if the load inductor has a larger parasitic EPC. The drain current of DUT drops more quickly, and meanwhile the drain-source voltage of DUT increases more slowly, as can be seen in a switching waveform in Fig. 8 . The turn-off loss of the 10 kV SiC MOSFET consists of the overlap loss due to the overlap between the drain-source voltage and the channel current and the energy stored in the parallel capacitor of DUT. The overlap loss decreases with a larger parasitic EPC in the load inductor, while the energy stored in the capacitor remains the same. Therefore, a larger parasitic EPC in the inductor eventually leads to the decreased turn-off loss.
B. Parasitic EPC in Inductor with Long Wire in Series
The wire or cable connecting the load with the switching devices is usually long and not negligible in real converters. In this part, the switching performance of the 10 kV SiC MOSFET is investigated with the high voltage load inductor with different parasitic EPCs in Case (b). High voltage wires are used to connect the load inductor with the built phase leg, which has a total inductance of 6.46 μH. The parasitic EPC of the load inductor is changed by adding the external capacitor in parallel with the high voltage load inductor, as can be seen in Fig. 4 . Two capacitors, 27 pF and 106 pF, have been used as the external capacitor to increase the parasitic EPC of the inductor, which also serves as external capacitors to increase the parasitic EPC of the inductor in Case With long wire in series with the load inductor, the larger parasitic EPC still makes the switching transient of the 10 kV SiC MOSFET slower and causes larger switching loss. DPT is conducted again at 6.25 kV with various load currents from 4 A to 20 A. In this case, the resonance caused by the parasitic inductance in the long wire plays an important role in the switching transient of the 10 kV SiC MOSFET. The high voltage AWG 12 wire used in the experiment can be modeled as a 6.46 μH in series with a small resistance, since parasitic capacitance brought by the wire is very small.
The resonance between the parasitic inductance in the high voltage wire and the parasitic EPC of the load inductor results in unstable load current during switching transient. Therefore, the turn-off transient, particularly, is influenced which counts on the load current to charge the output capacitor of DUT. The impact of the resonance on the turn-off transient is easily observed at lower load current when the turn-off time is longer, as shown in Fig. 9 . Significant ringing appears in the drain current during current fall time, leading to the ringing in the drain-source voltage. The ringing is attributed to the considerable ringing in the load current caused by the resonance due to the parasitic inductance in the wire, which also causes considerable change in dv/dt during the turn-off transient at higher current. As can be seen in Fig. 10 , the turnoff dv/dt at 6.25 kV/20 A changes dramatically during voltage rise time in Case (b). The low turn-off dv/dt period is caused by the slower discharge of the EPC in the load inductor and hence the negative di/dt in the load current. Then, the turn-off dv/dt becomes high again since the load current starts to increase as the resonance continues. In summary, the resonance caused by the parasitic inductance in the long wire brings ringing in the load current and hence the ringing in the waveform of V ds and Id, especially during the turn-off transient.
Although the parasitic inductance in the long wire impacts the switching transient waveform, the trend of dv/dt and switching energy loss as the parasitic EPC of the load increases in Case (b) is almost the same as that in Case (a). Turn-on energy loss increases significantly due to the lower turn-on dv/dt and larger current overshoot with larger parasitic EPC in the load, while turn-off energy loss is lower due to the lower overlap loss. The total switching energy loss in this case has very little difference with that in Case (a), as can be seen in Fig. 11 . In terms of dv/dt, the comparison between the two cases shown in Fig. 12 indicates that the existence of the long wire in series with the load inductor slightly reduces the turnon dv/dt when the parasitic EPC is the same. In summary, the parasitic inductance in the wire in series with the load inductor has little impact on the total switching loss when the parasitic EPC of the load is the same. The switching transient waveform will be different if the parasitic inductance in the wire in series with the load inductor becomes larger. 
IV. IMPACT OF PARASITIC CAPACITORS DUE TO HEAT SINK
The heat sink in the converter is also able to cause nonnegligible parasitic capacitors, which also plays a part in the switching transient of the 10 kV SiC MOSFET. Different thermal design brings different parasitic capacitors in the power stage. In this section, DPT is conducted in the half bridge phase leg with two different thermal designs to analyze the effect of the parasitic capacitor due to the heat sink on the switching performance of the 10 kV SiC MOSFET.
A. Two Thermal Designs with Different Parasitic Capacitors
Two thermal designs have been implemented in the half bridge phase leg, as summarized in Fig. 13 . Thermal design (a) with two separate heat sinks for two MOSFETs has been described in Section II, which is also the thermal design adopted in the phase leg when investigating the impact of parasitic EPC in the inductor in Section III. The two heat sinks are not grounded, and their potentials follow the potential of the drain plate they are connected to. Thermal design (b) has one grounded heat sink for the two MOSFETs in the half bridge phase leg. The thermal pad with high voltage insulation capability is added between the devices' drain plates and the grounded heat sink. Therefore, two parasitic capacitors, Cp1, and Cp2, are generated, which are between the drain plate and the heat sink. Cp1 is in parallel with the lower device since the source of the lower device is also grounded. Cp2 between the dc-link and the ground can be neglected when analyzing the switching transients of DUT. In terms of parasitic capacitance, thermal design (a) is a better design, since it causes negligible parasitic capacitance in parallel with either the upper device or the lower device, yet the heat sink for the lower device has high dv/dt during switching transients.
In reality, the phase leg with thermal design (b) utilizes a grounded hotplate as the heat sink, and a 3.4 mm ceramic layer is placed between the MOSFETs and the grounded hotplate. The calculated capacitance of Cp1 is 29.7 pF, which is pretty small due to the thick ceramic layer. In fact, the parasitic capacitor can be so small in MV converters using 10 kV SiC MOSFET power modules. The thermal design of the phase leg in Fig. 2 can be easily switched between thermal design (a) and thermal design (b). An air core inductor with very low EPC is adopted as the load inductor to reduce the impact of the parasitics from the load. DPT is also conducted at room temperature. Measurement setup is the same as Table  1 . 
B. Experimental Results and Analysis
Experimental results show that the parasitic capacitor generated in thermal design (b) significantly slows down the turn-off transient and increases the turn-off loss. With thermal design (b), the turn-off transient of the DUT is significantly slower with lower turn-off dv/dt and increased turn-off loss, as shown in Fig. 14 and Fig. 15 A significant part of turn-off loss obtained in DPT of the 10 kV SiC MOSFET is the energy stored in the output capacitor of the DUT. So, the increase in turn-off loss with thermal design (b), ~0.65 mJ, is very close to the energy stored in Cp1 from 0 V to 6.25 kV. Since Cp1 is really small in the implemented phase leg with thick ceramic layer for insulation, there is very little difference in the turn-on transient of the DUT in the phase leg with thermal design (a) and thermal design (b). With a 29.7 pF increase in the output capacitance of the device under test, the total switching energy loss at 6.25 kV increases by 13.4% at 4 A, and it only has 4.8% increase at 20 A load current. At the converter level, small parasitic capacitors caused by thermal design (b) causes more significant increase in switching loss when the converter runs at light load. With thermal design (b), the parasitic capacitor Cp1 in the phase leg based on discrete 10 kV SiC MOSFETs could be larger since the thermal pad between the device and the heat sink is usually thinner than 1 mm. In other words, the large drain plate of the discrete 10 kV SiC MOSFET for heat extraction makes it easier to form large parasitic capacitor caused by the heat sink. To investigate the influence of a larger Cp1 caused by thermal design (b), an external capacitor (106 pF) is added in parallel with the lower device in the half bridge phase leg with thermal design (a), which is actually shown as the external capacitor in Fig. 2 .
Test results show that a large parasitic capacitor caused by the thermal design (b) slows down both the turn-on and turnoff transient and results in significantly increased switching energy loss. The detailed influence of the added external 106 pF capacitor on the switching performance of DUT is shown in Fig. 16 . The switching energy loss and dv/dt data are normalized based on test results with thermal design (a) to clearly indicate the impact of the 106 pF external capacitor.
Test results of DUT with thermal design (a) are shown in Fig. 14 and Fig. 15 . As the load current varies from 4 A to 20 A, the turn-on energy loss at 6.25 kV increases by ~10% after the 106 pF capacitor is added. Meanwhile, the total switching energy loss has an increase of 44.5% and 20.1%, at 4 A and 20 A, respectively, which is mainly contributed by the increase of the turn-off energy loss. Hence, the total switching loss of the converter based on the discrete 10 kV SiC MOSFET has very considerable increase if a 106 pF parasitic capacitor in parallel with the lower device is caused by the thermal design (b). The impact of the 106 pF parasitic capacitor that could be caused by thermal design (b) on the converter switching loss would be more significant at light load. Turn-on dv/dt Turn-off dv/dt discrete 10 kV SiC MOSFET has been built to perform DPT up to 7 kV at 25 ˚C. The larger parasitic EPC in the load inductor makes both the turn-on and turn-off transient slower, leading to increased total switching energy losses. The parasitic inductance in series with the inductor impacts the switching transients, especially the turn-off transient, but a much larger parasitic inductance has very little impact on the total switching energy loss as long as the parasitic EPC is the same. Two different thermal designs with different parasitic capacitors have been implemented in the half bridge phase leg. The 106 pF parasitic capacitor that could be caused by the large drain plate of MOSFET and the heat sink, slows down both turn-on and turn-off transient at 6.25 kV dc-link voltage, leading to over 30% increase in total switching energy loss when load current is lower than 12 A. at the converter level, the parasitic capacitor results in more significant increase in switching losses at light load condition.
